English
Agnisys IncEDA startup announces innovative tool for register management of IP and SoCs
May 1st 2009 -- Agnisys Inc, a startup dedicated to automating SoC Design and Verification methodology, today announced the release of IDesignSpecTM(IDS), a new tool for Register Management and Automation for hardware designs. IDS decreases the time and effort to specify hardware registers and automates the generation of data required by RTL design, verification, diagnostic, software and lab debug. This reduces development cost while improving quality and time to market. IDS is targeted at companies developing IPs, SoCs, ASICs and FPGAs.
IDesignSpecTM brings an innovative approach to capturing hardware control and status registers. Architects and Engineers embed the hierarchical register information within the specification document itself. The tool facilitates the capture of the register descriptions, performs checks and automatically extracts information producing high quality synthesizable RTL code, C/C++ header files, code for OVM and VMM testbenches and various other industry standard formats such as IP-XACT, SystemRDL, XML, PDF, and HTML along with customized outputs for various hardware Busses.
The auto-address calculation and immediate error feedback in the document itself are unique features that enhance the user’s experience and ensure correct-by-construction designs. The simple editor interface allows complete freedom of expression enabling users to embed graphics and text formats that are typical of functional specifications.
Earlier this year IDesignSpecTM won the 2nd prize in new EDA software contest held at the 22nd International conference on VLSI design and embedded systems.
“IDesignSpec is extremely easy to install and use. It’s the only tool that enables users to enter both, the specification and the register information in a single ‘live’ document. This eliminates the need for a separate register management tool.” says Anupam Bakshi, President and Founder at Agnisys, Inc. “The savings are enormous right out of the box”.
IDesignSpecTM is based on open technologies and standards. User’s data is stored in an Open XML vendor neutral format. It runs on Microsoft Window 2000/XP/Vista, Linux, Solaris and most Unix machines.
IDesignSpecTM is available for limited time evaluations at: http://www.idesignspec.com.
For qualified non-profits, Agnisys is making the tool available for free.
IDesignSpecTM brings an innovative approach to capturing hardware control and status registers. Architects and Engineers embed the hierarchical register information within the specification document itself. The tool facilitates the capture of the register descriptions, performs checks and automatically extracts information producing high quality synthesizable RTL code, C/C++ header files, code for OVM and VMM testbenches and various other industry standard formats such as IP-XACT, SystemRDL, XML, PDF, and HTML along with customized outputs for various hardware Busses.
The auto-address calculation and immediate error feedback in the document itself are unique features that enhance the user’s experience and ensure correct-by-construction designs. The simple editor interface allows complete freedom of expression enabling users to embed graphics and text formats that are typical of functional specifications.
Earlier this year IDesignSpecTM won the 2nd prize in new EDA software contest held at the 22nd International conference on VLSI design and embedded systems.
“IDesignSpec is extremely easy to install and use. It’s the only tool that enables users to enter both, the specification and the register information in a single ‘live’ document. This eliminates the need for a separate register management tool.” says Anupam Bakshi, President and Founder at Agnisys, Inc. “The savings are enormous right out of the box”.
IDesignSpecTM is based on open technologies and standards. User’s data is stored in an Open XML vendor neutral format. It runs on Microsoft Window 2000/XP/Vista, Linux, Solaris and most Unix machines.
IDesignSpecTM is available for limited time evaluations at: http://www.idesignspec.com.
For qualified non-profits, Agnisys is making the tool available for free.
|
||||||
Related News
- Agnisys announces an innovative tool for Verification Management and Requirement Tracking
- Sonics Improves NoC Concurrency Management for SoC Designs with Multi-Channel Memory Sub-systems, Addresses Place & Route Tool Restrictions
- Agnisys Unveils Software to Automate Register Verification Process for SoC, IP, FPGA Designs
- Dialog Semiconductor Invests In Innovative Power Management Start-Up Company
- Intune Networks selects Duolog’s Bitwise register management tool
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
|
E-mail This Article | 
|
|
Printer-Friendly Page |