3-D Stacking Reaches New Heights : Tachyon Semiconductor Creates Four-Wafer Stack
Naperville, IL - February 7, 2003 - The semiconductor industry has reached a new milestone with the creation of a 3-D silicon structure built of four silicon wafers. Tachyon Semiconductor Corporation, which created the four-wafer stack in August of 2002, believes it to be the very first multi-wafer stack ever achieved. Previous stacking announcements (by Tachyon and others) have described the bonding of only two silicon wafers.
Wafer stacking is of great interest to semiconductor manufacturers, who hope to build fast, dense multi-layer devices by using wafer stacks. In addition to speed and density, 3-D silicon devices promise lower power consumption and higher optimization than 2-D chips.
The ground-breaking four-wafer stack was created to test stress management parameters, the integrity of multiple interfaces, the results of ultra-thinning, and the mechanical dicing process that will cut wafer stacks into stacked chips. Variable bonding surfaces were incorporated in order to investigate several engineering issues, and voids were deliberately introduced to test a non-destructive void detection and calibration technique. The results of the tests, Tachyon says, amply confirmed the viability of their stacking process and demonstrated the potential to incorporate virtually any number of layers.
Tachyon's unique stacking process uses copper-to-copper thermal diffusion to bond standard silicon wafers without introducing any adhesives or dielectric materials. After the first two wafers are bonded, the top wafer is thinned to 5 microns; additional wafers are bonded and thinned in turn. The extreme thinning facilitates through-wafer electrical connections and heat dissipation; it also ensures that future multi-layer devices will fit into standard packaging.
Tachyon Semiconductor Corporation is a privately held fabless semiconductor and engineering design services company that has developed significant intellectual property concerning stacked memory and stacked SOC (System-On-a-Chip) integrated circuits. To learn more about Tachyon's technology, visit www.tachyonsemi.com on the World Wide Web.
# # #
|
Related News
- Broadcom acquires Stellar Semiconductor to expand 3-D offerings
- First 3-D processor runs at 1.4 Ghz on new architecture
- Xilinx Demonstrates Industry's First Scalable 3-D Graphics Hardware Accelerator for Automotive Applications
- Xilinx And Pixel Velocity Team To Deliver World's Most Advanced 3-D Recognition Technology
- Renesas Technology Releases "OpenGL ES Library" 3-D Graphics Software for SH-Mobile3 Application Processor
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |