English
Balancing power and experience
by Kevin McIntyre, IEM Product Manager, ARM Holdings
As expectations for consumer electronics products increase, manufacturers must begin to address the important issue of battery life. If the industry does not meet the consumer’s expectations it risks slowing down its growth.
Consumer Electronics device manufacturers are under constant pressure to produce feature rich products with both high performance and that are power efficient. Consumers now expect a standard mobile phone to have a high resolution screen, 3D gaming capabilities, an MP3 player and still offer a substantial battery life.
These device designers now face the challenge of improving battery life to support these new features, with two clear routes to meeting these requirements; either improve the energy density in batteries, or add new energy management techniques to existing power management frameworks. Although each option is a valid means of boosting battery life, it is the balance of both technologies that will lead to the best commercial solution.
Related Articles
- Understanding why power management IP is so important
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
- Reducing Power Hot Spots through RTL optimization techniques
- How to Elevate RRAM and MRAM Design Experience to the Next Level
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- An Outline of the Semiconductor Chip Design Flow
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Synthesis Methodology & Netlist Qualification
|
E-mail This Article | 
|
|
Printer-Friendly Page |