English
7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Secure in-system programming for FPGAs
By Michael Mertz, Actel Corporation
Programmable Logic DesignLine
(10/26/2005 2:53 PM EDT)
Controlling access to - and protecting the intellectual property inside - an FPGA is a requirement known as "Secure ISP"
FPGAs are being chosen more and more frequently to comprise the heart of the modern electronic system. There are several possible reasons for this – low cost, ready availability and increasing sophistication of FPGAs – but chief among these must certainly be the ease with which FPGA hardware can be reconfigured to adapt to potential changes in the system specification.
Hardware reprogrammability is the "killer app" that is realized in FPGA devices. The benefits are numerous. In addition to the obvious benefit of changing the function of the silicon with virtually no additional cost – a huge advantage over conventional ASICs – the ability to respond to changes in specifications, add features, or configure customer preferences "on-the-fly" virtually guarantees longer product lifecycles and improved profitability.
An extremely important consideration is the extent to which the FPGA program can be configured safely in situ – i.e., with in-system programming (ISP) – such that system designers accrue the greatest benefit. It is clearly desirable to be able to change the system program after the system has been completely fabricated, indeed, even when the system is deployed in the field. It is also desirable, in most cases, to control when the device is reprogrammed and to do it securely. In short, a complete package of capabilities to control access to and protect the intellectual property inside the FPGA is a requirement known as "Secure ISP."
Programmable Logic DesignLine
(10/26/2005 2:53 PM EDT)
Controlling access to - and protecting the intellectual property inside - an FPGA is a requirement known as "Secure ISP"
FPGAs are being chosen more and more frequently to comprise the heart of the modern electronic system. There are several possible reasons for this – low cost, ready availability and increasing sophistication of FPGAs – but chief among these must certainly be the ease with which FPGA hardware can be reconfigured to adapt to potential changes in the system specification.
Hardware reprogrammability is the "killer app" that is realized in FPGA devices. The benefits are numerous. In addition to the obvious benefit of changing the function of the silicon with virtually no additional cost – a huge advantage over conventional ASICs – the ability to respond to changes in specifications, add features, or configure customer preferences "on-the-fly" virtually guarantees longer product lifecycles and improved profitability.
An extremely important consideration is the extent to which the FPGA program can be configured safely in situ – i.e., with in-system programming (ISP) – such that system designers accrue the greatest benefit. It is clearly desirable to be able to change the system program after the system has been completely fabricated, indeed, even when the system is deployed in the field. It is also desirable, in most cases, to control when the device is reprogrammed and to do it securely. In short, a complete package of capabilities to control access to and protect the intellectual property inside the FPGA is a requirement known as "Secure ISP."
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- In-system programming of FLASH via control unit application
- In-System Silicon Validation and Debug -- Part 3: Silicon Experience
- In-System Silicon Validation and Debug: Part 2
- A New Approach to In-System Silicon Validation and Debug
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow