Choosing the right multiprocessor development tools
Embedded.com
Oct 27 2005 (10:46 AM)
While multicore system-on-chip (SoC) devices may be relatively new in the desktop market, the embedded world has been using them for the past decade. There are several advantages to using a multicore device in an embedded application. One reason is power efficiency.
Take the example of mobile handsets, where battery life is an important requirement. Many of these systems are based on dual-core heterogeneous chips containing a microprocessor and a digital signal processor. These heterogeneous multicore devices offer better performance per watt as compared to a DSP or MCU alone. System designers will partition tasks to the DSP and the MCU, letting each processor perform the tasks for which it has been optimally designed.
Programmable multicore system-on-chip (SoC) processors are common in many applications, from wireless handsets to desktop computers and automotive controllers. While there are clear benefits to multicore SoCs in terms of cost, performance and power consumption, the burden is on the embedded software developer to manage the additional complexity of programming and debugging multiple processors. Depending on the system architecture, issues include taking advantage of parallelism, managing interprocessor communication, using embedded operating systems, and coordinating the behavior of multiple processors during a debug session.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Designing an Efficient DSP Solution: Choosing the Right Processor and Software Development Toolchain
- Choosing the Right IP for Die-to-Die Connectivity
- Managing the complexity of embedded software development through design automation tools
- FPGA Development Tools Qualification for ISO26262 - An Overview and guideline
- Choosing the right memory for high performance FPGA platforms
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)