English
Power considerations in designing with 90 nm FPGAs
By Anil Telikepalli, Xilinx, Inc.
ProgrammableLogicDesignLine
The adoption of FPGAs in more markets and systems every year reflects the successful efforts of leading FPGA vendors to push the envelope in process technology, performance/density, and price. Recently however, the move to 90nm has challenged FPGA vendors to do more than just extract maximum density, features, and clock cycles. This latest process node has introduced a new set of coincident issues regarding minimizing power consumption. This article will explore the various power considerations that can be addressed by the FPGA vendor and the end user.
In order to compete for sockets in many prime target applications, vendors must find ways to enable the designer to reduce FPGA power consumption in the entire system. Excessive power is expensive in many ways; it creates the need for special design and operational considerations – requiring everything from heat sinks to fans to sophisticated heat exchangers. Even the cost of larger power supplies as well as energy charges must be taken into consideration.
Managing power within the system budget is essential not only to reduce capital and operational expenditure, but often to maintain reliability as well. As their junction temperatures rise, transistors consume more power, thereby further increasing the temperature of the device. Left unchecked, this positive feedback loop can lead to thermal runaway.
ProgrammableLogicDesignLine
The adoption of FPGAs in more markets and systems every year reflects the successful efforts of leading FPGA vendors to push the envelope in process technology, performance/density, and price. Recently however, the move to 90nm has challenged FPGA vendors to do more than just extract maximum density, features, and clock cycles. This latest process node has introduced a new set of coincident issues regarding minimizing power consumption. This article will explore the various power considerations that can be addressed by the FPGA vendor and the end user.
In order to compete for sockets in many prime target applications, vendors must find ways to enable the designer to reduce FPGA power consumption in the entire system. Excessive power is expensive in many ways; it creates the need for special design and operational considerations – requiring everything from heat sinks to fans to sophisticated heat exchangers. Even the cost of larger power supplies as well as energy charges must be taken into consideration.
Managing power within the system budget is essential not only to reduce capital and operational expenditure, but often to maintain reliability as well. As their junction temperatures rise, transistors consume more power, thereby further increasing the temperature of the device. Left unchecked, this positive feedback loop can lead to thermal runaway.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- I2C Interface Timing Specifications and Constraints