Introduction to XML for engineering applications
(11/28/2005 9:00 AM EST)
EE Times
As indispensable as computers are in electronics design, they have too often failed in this context to support long-term business objectives. To date, there has been scarcely little effort to comprehensively capture and reuse the content of engineering calculations — whether data, formulas or variables — in project management, reporting, and regulatory compliance.
Too often, organizations lose track of engineering assumptions and the data that contributed to it. Traceability and accountability have largely been left in the hands of paper systems, or within tracking software operating separately from the engineering process.
But what if there were a way to incorporate reusability and accountability directly into the same work that produces the actual design? In other words, if the numbers used to create the final result of an engineering calculation are self-verifying, then design and accountability become one in the same process. By doing the design work, the engineer is simultaneously making the work recordable, traceable, manageable and reliable.
Combining accountability and design into the same process would not only increase the productivity of the individual engineer, but also improve the efficiency of the overall organization. This approach would enable the efficient decentralization of product development and manufacturing, faster time to market, more effective reuse of ideas and policies, better implementation of standards, and more effective compliance.
To support this decentralized collaboration, information must flow easily, coherently and instantly among different kinds of systems. XML makes this possible. Momentum behind XML has grown at a startling rate since its conception in 1996. The engineering community, however, is only now starting to realize its potential benefits.
E-mail This Article | Printer-Friendly Page |
Related Articles
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- An Introduction to Post-Quantum Cryptography Algorithms
- Multi-Die SoCs Gaining Strength with Introduction of UCIe
- Time Sensitive Networking: An Introduction to TSN
- Introduction to Low Dropout (LDO) Linear Voltage Regulators
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)