English
NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Power optimization can extend the battery life in your portable multimedia system
Rajendra Turakani and Krishna Kumar, Ittiam Systems
Jan 02, 2006 (5:00 AM), CommsDesign
A key measurement in a portable media player (PMP) is the time duration that it can play multimedia content from a fully charged battery (Fig. 1). With the available board area decreasing considerably and feature set increasing rapidly, designers must implement systematic power optimization strategies in both hardware and software to maximize battery life.
Saving 10 mA of current on a media player (with typical current consumption of 450 mA) while deriving power from 1800-mAh battery could increase run time by 6 min. The same figures for an audio only player (without hard disk and the full-function display replaced with a 225-mA graphic LCD) would be 22 min.
The first step in power optimization is power characterization, which helps the designer implement the strategies in an effective, methodical way (Fig. 2). For example, the hard disk uses a mechanical motor. Hence, it consumes lot of power. The latest hard disks come with many power optimization options, including different modes in which the disk can be operated, each having its own power requirement (see the table).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- How effective use of ESL tools can increase your HW/SW system design productivity
- Reducing Power Hot Spots through RTL optimization techniques
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Calibrate and Configure your Power Management IC with NVM IP
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)