How to choose custom IC design tools
(01/16/2006 9:00 AM EST)
EE Times
A versatile EDA engineering design environment is comprised of that set of existing and emerging tools which meet a company's functionality demands and financial constraints. Assembling such a design environment is the process of optimizing the conflicting needs and constraints within the company, while also addressing adjacent concerns such as internationalization, communication, workflow, and security. At least that's the case in a perfect world.
Unfortunately, legacy issues more than optimizations often drive the selection of design tools — prior experience, tool familiarity, established design flows, and vendor name recognition. Also unfortunately, design tools have long been considered a stand-alone capital asset, independently purchased by engineering, and administered and maintained outside of the company's IT infrastructure. Classic IT metrics such as return on investment (ROI), total cost of ownership (TCO), and price/performance tradeoff have rarely been applied to the purchase and deployment of EDA CAD tools.
That situation is changing. Although engineering productivity still sits at the center of tool purchasing decisions, evaluating the true costs of a design environment now presents a more complex problem than simply looking at the price of the individual tools. IT-type metrics are becoming increasingly important in the analysis of CAD tools as companies move to quantify the costs and benefits of make-versus-buy, in-housing, off-shoring, outsourcing, and the purchasing of intellectual property (IP).
E-mail This Article | Printer-Friendly Page |
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)