English
FPGAs add flexibility to communications traffic management
Communications equipment manufacturers are facing a classic "good news, bad news" situation with the dramatic increase in investment in packet-based networks around the world. The good news, of course, is that this increase in investment means more business. The bad news is that equipment manufacturers must meet a wide range of Internet protocol (IP) quality of service (QoS) requirements due to regional and technology differences among the service providers deploying the networks. Successful manufacturers will be those who can build solutions that not only meet today's needs, but that can be adapted to evolving standards and requirements. By using an FPGA-based silicon technology to enforce IP QoS, manufacturers can deliver to service providers the ability to customize services to specific markets as they meet the changing needs of their customers.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- 90-nm FPGAs handle 10-Gbit traffic management tasks
- Capitalizing on the Architectural Flexibility of FPGAs with RISC-V and a Simplified Programming Flow
- Designing an Effective Traffic Management System Through Vehicle Classification and Counting Techniques
- Microcontroller Architects Look to Embedded FPGAs for Flexibility
- Traffic Management for Optimizing Media-Intensive SoCs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)