English
Choosing hardware IP
Feb 1 2006 (13:49 PM), Courtesy of Embedded Systems Programming
As with any complex technology, embedded systems developers have many factors to consider when selecting a design partner in today's semiconductor market, particularly if planning to convert FPGAs to ASICs.
Intellectual property (IP) is one of the most important considerations. Selecting the right IP can make a sizeable difference in total cost of ownership. In addition to determining the type of IP required (SerDes, USB interfaces for computing, Ethernet MACs, 32-bit RISC processors, and so forth) you must consider the portability and reusability of the IP. When targeting an FPGA for conversion to an ASIC, you must also consider how compatible the IP is with both the FPGA and the ASIC. This compatibility is especially important for critical pieces of IP such as I/O, memory, and timing generators. Finally, you'll need to consider numerous factors when selecting third-party IP including compatibility, maturity, cost, legal issues, verification, quality, and the vendor itself.
This primer will help you navigate through the choices and plan ahead for a successful project, specifically on FPGA-to-ASIC conversions.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Key considerations and challenges when choosing LDOs
- The Challenge of Automotive Hardware Security Deployment
- How Efinix is Conquering the Hurdle of Hardware Acceleration for Devices at the Edge
- Why Hardware Root of Trust Needs Anti-Tampering Design
- Securing the IC Supply Chain - Integrating PUF-Based hardware security
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)