English
OTP firmware enhances processor flexibility
Yeng Peng
(02/20/2006 10:00 AM EST), EE Times
Processor firmware must be upgradable to account for new algorithms or to simplify the development of derivative products. Storing such firmware in ROM or flash memory poses problems for embedded applications. With mask-programmable ROM, the processor's firmware is "locked in" during chip fabrication. In a typical system-on-chip design flow, firmware is directly in the project's critical path. Every change in the contents of a masked ROM requires an NRE charge and a turnaround that may stretch to months. ROM-based storage also increases the cost of inventory management.
Flash memory is prohibitively costly for many consumer applications. Accessing firmware stored on external flash is power-intensive compared with storing the firmware on-chip. Downloading firmware from an external flash chip makes the download process susceptible to undesirable interception by an unauthorized third party. On-chip flash, through reverse-engineering, can also be read to reveal its contents.
A better solution is to embed one-time programmable (OTP) nonvolatile memory on the processing chip. Beyond accommodating changes in data standards and decreasing the time and cost of derivative products, OTP memory can handle engineering change orders through software modifications. Product lifetime is increased, and firmware configuration during system development enhances the co-development of hardware and software.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- OTP with a ROM Conversion Option Provides Flexibility and Cost Savings for On-Chip Microcode Storage
- Optimal OTP for Advanced Node and Emerging Applications
- The role of cache in AI processor design
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- A formal-based approach for efficient RISC-V processor verification
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)