A technical overview of the CE-ATA storage interface
(03/20/2006 9:00 AM EST), EE Times
Digital content is driving our society forward. Everywhere you turn there’s a new device with greater capacity ready to consume even more precious storage space. The digital content explosion is rapidly consuming available hard-disk drive (HDD) space and creating a critical storage challenge.
With these dynamics in place, the consumer electronics advanced technology attachment (CE-ATA) interface is quickly emerging as the new storage standard — for good reason. Not only does CE-ATA specifically address the challenges of portable digital storage, but it does so with an intelligent combination of both proven and newly created storage technologies.
CE-ATA is the storage industry’s response to providing an optimized standard interface for small form factor (SFF) storage solutions in handheld, portable, and consumer electronics applications.
This article presents an overview of this state-of-the-art technology and goes underneath the hood of this promising new storage standard. We’ll also look at the various layers of the protocol used for communication between the host and a SFF storage device.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- CE-ATA: Consumer Electronics Storage Technology Introduction and Hardware Design Challenges
- Designing a CE-ATA Verification Environment for SoC Applications
- Designing Serial ATA IP into your embedded storage device design
- Serial ATA and the evolution in data storage technology
- The RapidIO High-Speed Interconnect: A Technical Overview
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow