English
TSMC 5nm (N5) 1.2V/1.8V/2.5V GPIO Libraries, multiple metalstacks
FPGAs for prototyping - ASICs for production
By Terry Danzer, AMIS
March 28, 2006 - pldesignline.com
FPGAs are a valuable technology for designing and prototyping digital logic into medium-volume, medium-density applications. Their high unit cost, however, makes an FPGA cost-prohibitive to move into production. Several alternatives exist for taking a digital design implemented with an FPGA into production, including Structured ASICs, cell-based ICs, and gate arrays, all of which offer lower cost, higher performance, lower power consumption, and time-to-market advantages. While the thought of migrating an FPGA design into an ASIC can be overwhelming to a design team, teaming with an experienced ASIC vendor can help ease the process.
Designing a new product in an FPGA allows for design modifications to be made quickly in hardware. Once the design code is stable and the product is ready for production, a migration from an FPGA to a mid range ASIC can cut the production unit cost by one tenth. The low non-recurring engineering (NRE) charges associated with a mid-range ASIC solution coupled with a much lower unit cost make this strategy a powerful tool in achieving low overall costs, giving users a competitive cost advantage in the market.
To help ease the migration process, several items must be considered during the initial design flow. Designs are becoming larger and more complex and the use of specialized IP is now commonplace. Careful selection of IP early during the design phase is essential. In addition, developing the FPGA and ASIC in a parallel design flow will help to speed the process. Finally, planning for portability to an ASIC from the beginning of the project will help to speed time-to-market and decrease costs (Fig 1).
March 28, 2006 - pldesignline.com
FPGAs are a valuable technology for designing and prototyping digital logic into medium-volume, medium-density applications. Their high unit cost, however, makes an FPGA cost-prohibitive to move into production. Several alternatives exist for taking a digital design implemented with an FPGA into production, including Structured ASICs, cell-based ICs, and gate arrays, all of which offer lower cost, higher performance, lower power consumption, and time-to-market advantages. While the thought of migrating an FPGA design into an ASIC can be overwhelming to a design team, teaming with an experienced ASIC vendor can help ease the process.
Designing a new product in an FPGA allows for design modifications to be made quickly in hardware. Once the design code is stable and the product is ready for production, a migration from an FPGA to a mid range ASIC can cut the production unit cost by one tenth. The low non-recurring engineering (NRE) charges associated with a mid-range ASIC solution coupled with a much lower unit cost make this strategy a powerful tool in achieving low overall costs, giving users a competitive cost advantage in the market.
To help ease the migration process, several items must be considered during the initial design flow. Designs are becoming larger and more complex and the use of specialized IP is now commonplace. Careful selection of IP early during the design phase is essential. In addition, developing the FPGA and ASIC in a parallel design flow will help to speed the process. Finally, planning for portability to an ASIC from the beginning of the project will help to speed time-to-market and decrease costs (Fig 1).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Transfer from FPGAs for prototype to ASICs for production
- Implementing floating-point algorithms in FPGAs or ASICs
- Asynchronous reset synchronization and distribution - ASICs and FPGAs
- Single event effects (SEEs) in FPGAs, ASICs, and processors, part I: impact and analysis
- Addressing the new challenges of ASIC/SoC prototyping with FPGAs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Scan Chains: PnR Outlook