SoC processor is set for the big picture
Jeremiah Golston, Texas Instruments Inc.
(04/10/2006 9:00 AM EDT), EE Times
Today's demanding consumer video applications often require the high performance of system-on-chip integration, yet SoC processing engines have created new challenges for system developers. SoCs have traditionally been based on closed architectures, giving developers
few options for implementation; however, video applications ranging from consumer communications to multimedia products are becoming increasingly complex, requiring design flexibility for greater customization and ad- vanced feature updates.
OEMs often need to use the same system platform across a range of products that are tailored for specific markets; or they may need to combine different applications in the same system, such as a security camera with object recognition, or an IPTV set-top box with integrated video phone or digital media adapter capabilities.
As multiple-application products continue to grow in number, system developers increasingly need SoC processors that have been designed with open architectures to meet the versatile, rapidly changing requirements of the consumer video market. Fortunately, a new type of SoC processor has appeared that integrates high performance and programmable cores, together with the essential memory and peripherals for building a wide range of consumer video systems.
The SoC architecture is based on a programmable digital signal processor with video-specific hardware acceleration that provides the computational performance needed for real-time compression-decompression algorithms (codecs) and other communications signal processing. Combining a RISC processor with the DSP adds control and user interface support, together with programming ease; and integrated video peripherals reduce system cost and simplify design.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Dynamic instruction set load-in method for Java SoC
- Safety in SoCs: Accelerating the Road to ISO 26262 Certification for the ARC EM Processor
- Simplifying SoC Verification by communicating between HVL Env and processor
- Is a single-chip SOC processor right for your embedded project?
- Advances in SoC and Processor Modeling Methodologies
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)