English
Get the right mix when integrating Power Management Solutions into SoCs
By Eric Caron, Strategic Marketing Manager, LTRIM Technologies Inc.
April 18, 2006 -- powermanagementdesignline.com
With today’s consumer and wireless products such as MP3 players and cell phones requiring smaller form-factors, a wider range of supply voltages, reduced component costs, and increased reliability, design engineers need to be able to integrate more analog functionality into their SoCs (System on Chips).
A typical portable system as shown in Figure 1 has a wide number of voltage and current requirements. IC vendors have responded to system designers’ requirements by offering a broad range of different DC-DC converters and Low Drop Out (LDO) regulators. This article will describe the power management options available to SoC design engineers, and discuss techniques for easier and faster integration of analog IP power management functions within digital SoCs.
April 18, 2006 -- powermanagementdesignline.com
With today’s consumer and wireless products such as MP3 players and cell phones requiring smaller form-factors, a wider range of supply voltages, reduced component costs, and increased reliability, design engineers need to be able to integrate more analog functionality into their SoCs (System on Chips).
A typical portable system as shown in Figure 1 has a wide number of voltage and current requirements. IC vendors have responded to system designers’ requirements by offering a broad range of different DC-DC converters and Low Drop Out (LDO) regulators. This article will describe the power management options available to SoC design engineers, and discuss techniques for easier and faster integration of analog IP power management functions within digital SoCs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)