English
Combining FPGAs and DSPs to get the best performance
By Deepak Boppana, Altera Corp.
How intelligent partitioning between DSPs and FPGAs will deliver the best combination of features and cost-effectiveness for such things as wireless basestation applications.
Suppliers of DSP chips and programmable logic may differ over which device type is best for new wireless system designs but the design strategies their customers are actually implementing is what's most important.
And today, designers are mixing PLDs and DSPs. "Intelligent partitioning" between these two device types gives wireless systems the best combination of features and cost-effectiveness.
Besides the obvious goals of meeting specifications, the practice of mixing DSPs and FPGAs brings a measure of future proofing as well as potential for risk-free cost reduction. This article expands on these design strategies and provides examples of FPGA+DSP system partitioning for wireless basestations that illustrate why combining programmable logic with DSP can assist designers with their projects.
How intelligent partitioning between DSPs and FPGAs will deliver the best combination of features and cost-effectiveness for such things as wireless basestation applications.
Suppliers of DSP chips and programmable logic may differ over which device type is best for new wireless system designs but the design strategies their customers are actually implementing is what's most important.
And today, designers are mixing PLDs and DSPs. "Intelligent partitioning" between these two device types gives wireless systems the best combination of features and cost-effectiveness.
Besides the obvious goals of meeting specifications, the practice of mixing DSPs and FPGAs brings a measure of future proofing as well as potential for risk-free cost reduction. This article expands on these design strategies and provides examples of FPGA+DSP system partitioning for wireless basestations that illustrate why combining programmable logic with DSP can assist designers with their projects.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- How to get the best performance and utilization from Xilinx Virtex-5 FPGAs
- Best insurance for your design? System performance analysis
- Optimizing High Performance CPUs, GPUs and DSPs? Use logic and memory IP - Part II
- DSPs with PCI Express interface extend connectivity while improving performance and power efficiency
- Using FPGAs to improve your wireless subsystem's performance
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution