How to lower the cost of PCI Express adoption by using FPGAs
This "How To" article shows how FPGAs are driving the adoption of PCI Express in the embedded market.
As the industry transitions from traditional, bus-based shared I/O schemes with system synchronous clocking (such as PCI), point-to-point system interconnects that use serial I/O technologies are fast becoming the norm. While PCI has been the most widely used bus standard in the PC, server and embedded market for the past decade, PCI Express – with its wide appeal across industry segments – is widely seen as the future of PCI. In fact, it is estimated that PCI Express will replace 80% of all existing PCI ports by the end of 2007 (Fig 1).
E-mail This Article | Printer-Friendly Page |
Related Articles
- Using an interface wrapper module to simplify implementing PCIe on FPGAs
- Lower the cost of intelligent power control with FPGAs
- Programmable Logic: FPGAs get flexible for PCI Express
- How to improve design-level security with low-cost non-volatile FPGAs
- How to design FPGA-based advanced PCI Express endpoint solutions
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- CANsec: Security for the Third Generation of the CAN Bus
- Memory Testing - An Insight into Algorithms and Self Repair Mechanism
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It