English
How assertions can be used for design
Brian Bailey, EE Times
(05/22/2006 9:00 AM EDT)
There has been a lot of talk in the industry about the usefulness of assertions as part of a complete verification methodology. But there is something bigger going on here that many vendors are missing — the value that properties can contribute to fundamental aspects of the design flow.
By combining synthesis with data logging techniques, properties can be turned into full on-chip diagnostics, error logging or usage monitoring systems. Property languages are a perfect starting point for defining these capabilities. This paper will explore the expanded role for properties in both the verification and design domains. It will show examples from a tool called DiaLite from Temento Systems1.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- How control electronics can help scale quantum computers
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- How PUF-based RoT Can Solve IoT Security Issues
- How a 16Gbps Multi-link, Multi-protocol SerDes PHY Can Transform Datacenter Connectivity
- How a MicroBlaze can peaceably coexist with the Zynq SoC
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow