Broadcast video infrastructure implementation using FPGAs
Tam Do, Senior Technical Marketing Manager, Broadcast/Consumer Applications Business Unit, Altera
Jun 07, 2006 (2:00 PM), CommsDesign
Introduction
The proliferation of high-definition television (HDTV) video content creation and the method of delivering these contents in a bandwidth-limited broadcast channel environment have driven new video compression standards and associated video image processing applications. Traditionally, only cable and satellite operators provided video delivery. Now telecommunication companies (telcos) are getting into this arena by using the latest video coder/decoders (CODECs) and video-processing technology to transmit digital video to the consumer via Internet protocol television (IPTV).
E-mail This Article | Printer-Friendly Page |
Related Articles
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- FPGAs solve challenges at the core of IoT implementation
- How FPGAs are breathing new life into the analog video format
- Designing low-power video image stabilization IP for FPGAs
- Implementing analog functions in rugged, rad-hard FPGAs
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Demystifying MIPI C-PHY / DPHY Subsystem