English
ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
Broadcast video infrastructure implementation using FPGAs
Tam Do, Senior Technical Marketing Manager, Broadcast/Consumer Applications Business Unit, Altera
Jun 07, 2006 (2:00 PM), CommsDesign
Introduction
The proliferation of high-definition television (HDTV) video content creation and the method of delivering these contents in a bandwidth-limited broadcast channel environment have driven new video compression standards and associated video image processing applications. Traditionally, only cable and satellite operators provided video delivery. Now telecommunication companies (telcos) are getting into this arena by using the latest video coder/decoders (CODECs) and video-processing technology to transmit digital video to the consumer via Internet protocol television (IPTV).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- FPGAs solve challenges at the core of IoT implementation
- How FPGAs are breathing new life into the analog video format
- Designing low-power video image stabilization IP for FPGAs
- Implementing analog functions in rugged, rad-hard FPGAs
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology