Picking the right 802.15.4/ZigBee wireless connection for your embedded design
Chris Bauman, Atmel Corp.
Jun 16, 2006 (2:00 PM), ComssDesign
For the embedded developers looking to add connectivity to their designs, selecting the right solution is critical to success. But it is particularly important in the case of ZigBee or any other 802.15.4 wireless application, where integrating the various hardware and software layers can be daunting, especially for engineers and developers who are not experts in RF communication.
It requires giving careful thought to a number of issues beyond the specifics of the protocols, such as: 1) What type of network topology best fits the application; 2) the best 802.15.4 radio frequency for the application; 3) the sensitivity of the vendor's 802.15.4 radio; 4) the completeness and architecture of the media access controller (MAC); 5) the most appropriate multitasking framework; 5) power consumption; 6) cost; and 7) the quality of support for the application framework and profiles for the application at hand.
In making decisions regarding these issues, though, it is important to remember that the ZigBee standard is a superset of the 802.15.4 standard (Figure 1 below). In other words, a ZigBee-certified application must conform to both the ZigBee standard and the 802.15.4 standard, while an 802.15.4 application may or may not adhere to the ZigBee standard. The distinction is important because the ZigBee standard continues to evolve and some of the higher-level application layers have not yet been defined.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Picking the right built-in self-test strategy for your embedded ASIC
- Is a single-chip SOC processor right for your embedded project?
- Picking the right MPSoC-based video architecture: Part 4
- Choosing the right low power processor for your embedded design
- Select the Right Microcontroller IP for Your High-Integrity SoCs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)