English
Configurable SoCs speed turnaround
A growing number of system-on-chip designs contain configurable sections that can be quickly, easily and inexpensively reprogrammed or respun. With SoC configurability, designers, without worrying about costs, can now get out initial versions of a product before final specs are set, getting hot products to market first. By adding configurable sections, companies can add or change features, fix even insignificant bugs and design different versions of the same part for different markets. Customer-specific features can be quickly added to help win new business.
Hardware fabrics for these configurable sections fall into three categories: field programmable, metal programmable and standard metal.
Field-programmable fabrics use the same basic programmable building blocks as popular FPGAs, using memory for their configurability and offering the ultimate in versatility. Field-programmable fabrics are power-hungry, however, and require 20 to 50 times the chip area of other configurable fabrics. Metal-programmable fabrics are close cousins of legacy gate-array technologies and require three to 12 photomasks to program and route the design. Standard-metal fabrics have preconfigured logic and routing. But instead of a large memory for configurability, standard-metal fabrics use vias, on one or more mask layers, for programming.
Regardless of the fabric used, designers should be aware of a few do's and don'ts when designing configurable sections within an SoC.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Configurable Processors for Video Processing SOCs
- SpiceVision PRO - an intelligent magnifying glass for SPICE helps to optimise Speed and Power of SOCs
- Hardware / Software Partitioning Methodology for Systems on Chip (SoCs) with RISC Host and Configurable Microprocessors
- Configurable logic IP brings flexibility to SoCs
- Speed with flexible design critical to embedded DRAM for SoCs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)