English
SoC offers design alternative, and challenges, compared to SiP
By Bill Saperstein, AMI Semiconductor
Jul 05, 2006 (1:27 PM), PlanetAnalog
A system-on-chip is a highly integrated, single-chip design using third-party and internal intellectual property. The IP can be either a behavioral or physical description of standard components, and the SoC can contain analog, digital or mixed-signal circuits.
One of the key applications for SoC design is for embedded microprocessor-based systems. These ICs are used in applications found in almost every market, including the communication, consumer, EDP, and automotive markets. In such applications, commonly found IP includes microprocessor cores, UART's, MPEG decoders, DSPs, memory controllers, standardized bus controllers and interfaces, Ethernet MACs, and interfaces.
The "reusable" IP is often in the form of a soft macro that can be synthesized to the target silicon technology, such as standard cell, FPGA or structured ASIC. In addition, it can already be targeted to a specific silicon technology and process, and be in the form of a hard macro that can be integrated directly into the physical design. These hard macros often take advantage of the specific qualities of the target technology, including analog circuitry or timing-critical designs. Vital to the design of SoC chips is the availability of this reusable IP, which has been previously proven and characterized in silicon and lends itself to easy integration at the chip level.
Jul 05, 2006 (1:27 PM), PlanetAnalog
A system-on-chip is a highly integrated, single-chip design using third-party and internal intellectual property. The IP can be either a behavioral or physical description of standard components, and the SoC can contain analog, digital or mixed-signal circuits.
One of the key applications for SoC design is for embedded microprocessor-based systems. These ICs are used in applications found in almost every market, including the communication, consumer, EDP, and automotive markets. In such applications, commonly found IP includes microprocessor cores, UART's, MPEG decoders, DSPs, memory controllers, standardized bus controllers and interfaces, Ethernet MACs, and interfaces.
The "reusable" IP is often in the form of a soft macro that can be synthesized to the target silicon technology, such as standard cell, FPGA or structured ASIC. In addition, it can already be targeted to a specific silicon technology and process, and be in the form of a hard macro that can be integrated directly into the physical design. These hard macros often take advantage of the specific qualities of the target technology, including analog circuitry or timing-critical designs. Vital to the design of SoC chips is the availability of this reusable IP, which has been previously proven and characterized in silicon and lends itself to easy integration at the chip level.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
- Verification challenges of ADC subsystem integration within an SoC
- Tackling large-scale SoC and FPGA prototyping debug challenges
- Addressing the new challenges of ASIC/SoC prototyping with FPGAs
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- I2C Interface Timing Specifications and Constraints
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Dynamic Memory Allocation and Fragmentation in C and C++