English
Formal verification: where to use it and why
Lawrence Loh, Jasper Design Automation
(07/10/2006 9:00 AM EDT), EE Times
With innovations in technologies and methodology, the benefits of formal functional verification apply in many more areas. If we understand the characteristics of areas with high formal applicability, we can identify not only which blocks are good candidates, but also what portions or functionalities of the blocks will give the greatest return on the time and effort invested. Today, formal verification can be more valuable applied partially within blocks by choosing the functions that have the highest return.
(07/10/2006 9:00 AM EDT), EE Times
With innovations in technologies and methodology, the benefits of formal functional verification apply in many more areas. If we understand the characteristics of areas with high formal applicability, we can identify not only which blocks are good candidates, but also what portions or functionalities of the blocks will give the greatest return on the time and effort invested. Today, formal verification can be more valuable applied partially within blocks by choosing the functions that have the highest return.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Why verification matters in network-on-chip (NoC) design
- The pitfalls of mixing formal and simulation: Where trouble starts
- IC design: A short primer on the formal methods-based verification
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
- Formal property verification: A tale of two methods
New Articles
Most Popular
- System Verilog Assertions Simplified
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- An Outline of the Semiconductor Chip Design Flow