Formal verification: where to use it and why
(07/10/2006 9:00 AM EDT), EE Times
With innovations in technologies and methodology, the benefits of formal functional verification apply in many more areas. If we understand the characteristics of areas with high formal applicability, we can identify not only which blocks are good candidates, but also what portions or functionalities of the blocks will give the greatest return on the time and effort invested. Today, formal verification can be more valuable applied partially within blocks by choosing the functions that have the highest return.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- Why verification matters in network-on-chip (NoC) design
- The pitfalls of mixing formal and simulation: Where trouble starts
- IC design: A short primer on the formal methods-based verification
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
- Formal property verification: A tale of two methods
New Articles
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
Most Popular
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study