How Aggregators Help ASIC Design Teams Differentiate Their Products
Elias Lozano
Senior IP and Analog Manager,
Open-Silicon
Selecting and integrating IP is rapidly becoming the biggest challenge of the ASIC industry. The success of an ASIC depends on the careful selection of reliable IP. However, selecting the correct IP involves lengthy procurement time, along with legal and business negotiations, in addition to significant technical qualifications. This is where an IP aggregator can lessen the pain of qualifying and integrating IP for an ASIC vendor.
Not long ago, chip designers developed their products using a limited selection of 3rd party IP-available for specific process nodes and applications. Those days are gone. Now, there are more than 1,600 independent providers offering a wide variety of IP optimized for low-power, high-density, and high-performance use. I refer to this new IP business model as Open-IP.
E-mail This Article | Printer-Friendly Page |
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)