H.264 decoder test takes careful planning
(08/21/2006 9:00 AM EDT), EETimes
The testing of advanced video decoders is a daunting task, considering the greater complexity and nonlinearity of H.264 compared with MPEG-2. Decoding depends on numerous contexts and states that one would be very unlikely to encounter through random interoperability testing.
For starters, context-adaptive binary arithmetic coding, one of the most important improvements in H.264, is also its most complex. Hundreds of context models must be tested for proper initialization, derivation and updating. Any error will produce an incorrect binarization of one or more syntax elements. Detailed, systematic tests are needed to cover the possible combinations. The results need to be clearly displayed and documented so that this complex decoding block can be debugged.
Less-sophisticated testing techniques involve decoding, capturing and comparing tens of thousands of frames of data against decoded references or checksums, whereas more advanced tools amplify and propagate results to a few verification screens. Unless the results are specifically amplified, most of the capture-and-compare test plans also fail when images are resized or sent through a display processor.
The easiest tools to use are those where the reference is built into the stream, giving a clear pass/fail verification screen for every test. Many of these streams even support visual verification, so that completed systems can be judged without having to attach probes or capture equipment.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow