English
H.264 decoder test takes careful planning
By Hans Baumgartner, Sarnoff Corp.
(08/21/2006 9:00 AM EDT), EETimes
The testing of advanced video decoders is a daunting task, considering the greater complexity and nonlinearity of H.264 compared with MPEG-2. Decoding depends on numerous contexts and states that one would be very unlikely to encounter through random interoperability testing.
For starters, context-adaptive binary arithmetic coding, one of the most important improvements in H.264, is also its most complex. Hundreds of context models must be tested for proper initialization, derivation and updating. Any error will produce an incorrect binarization of one or more syntax elements. Detailed, systematic tests are needed to cover the possible combinations. The results need to be clearly displayed and documented so that this complex decoding block can be debugged.
Less-sophisticated testing techniques involve decoding, capturing and comparing tens of thousands of frames of data against decoded references or checksums, whereas more advanced tools amplify and propagate results to a few verification screens. Unless the results are specifically amplified, most of the capture-and-compare test plans also fail when images are resized or sent through a display processor.
The easiest tools to use are those where the reference is built into the stream, giving a clear pass/fail verification screen for every test. Many of these streams even support visual verification, so that completed systems can be judged without having to attach probes or capture equipment.
(08/21/2006 9:00 AM EDT), EETimes
The testing of advanced video decoders is a daunting task, considering the greater complexity and nonlinearity of H.264 compared with MPEG-2. Decoding depends on numerous contexts and states that one would be very unlikely to encounter through random interoperability testing.
For starters, context-adaptive binary arithmetic coding, one of the most important improvements in H.264, is also its most complex. Hundreds of context models must be tested for proper initialization, derivation and updating. Any error will produce an incorrect binarization of one or more syntax elements. Detailed, systematic tests are needed to cover the possible combinations. The results need to be clearly displayed and documented so that this complex decoding block can be debugged.
Less-sophisticated testing techniques involve decoding, capturing and comparing tens of thousands of frames of data against decoded references or checksums, whereas more advanced tools amplify and propagate results to a few verification screens. Unless the results are specifically amplified, most of the capture-and-compare test plans also fail when images are resized or sent through a display processor.
The easiest tools to use are those where the reference is built into the stream, giving a clear pass/fail verification screen for every test. Many of these streams even support visual verification, so that completed systems can be judged without having to attach probes or capture equipment.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC