English
Complex ASSP Devices: Handle increased complexity
By Andrew McGregor, Galazar Networks
Sep 18 2006 (1:35 AM), Courtesy of Network Systems Designline
Advanced telecommunications silicon integrates a wide variety of functions and interfaces to spread the high costs of device development across as many applications as possible, but this trend increases device complexity.
On the plus side this has made life easier for hardware designers who are faced with fewer problems associated with making a handful of different devices cooperate, often with semi-standard interfaces connecting them. Software designers, who typically see a more unified approach when one or two devices perform the bulk of the data path processing on a circuit card, also benefit.
The main new challenges that stem from this trend are that more sophisticated services are being demanded and the devices often contain more features than are typically required in a single application. At the same time that this sophistication is increasing, system developers are losing their ability to understand what is going on inside the silicon which is, in turn, causing development and debugging tim
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- The evolution of embedded devices: Addressing complex design challenges
- Optimizing Automated Test Equipment for Quality and Complexity
- How to cost-efficiently add Ethernet switching to industrial devices
- SignatureIP's iNoCulator Tool - a Simple-to-use tool for Complex SoCs
- Debugging complex RISC-V processors
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone