English
Tap into the advantages of a scalable OFDMA engine for WiMAX
Lawrence Rigby, Altera Corporation
Nov 07, 2006 (7:30 PM), CommsDesign
A scalable orthogonal frequency-division multiple access (OFDMA) engine for mobile worldwide interoperability for microwave access (WiMAX) can be used to accelerate the development of mobile broadband wireless networks based on the IEEE 802.16 standard.
Scalable OFDMA is a key technology behind mobile WiMAX and is widely regarded as an enabling technology for future broadband wireless protocols including the 3GPP and 3GPP2 long term evolution standards.
The scalable OFDMA engine should possess the following features:
- Support for 128, 512, 1K, and 2K FFT sizes to address variable bandwidths from 1.25 to 20 MHz
- Support for both downlink partial usage of subchannels (PUSC) and full usage of subchannels (FUSC) and uplink PUSC mandatory schemes
- Support for both fixed and variable pilots and runtime configurable cyclic prefix insertion
- Highly parameterizable design
- Optimized for efficient use of FPGA device resources
|
||||||
Intel FPGA Hot IP
Related Articles
- Implementing an FPGA-based scalable OFDMA engine for WiMAX
- How to design a scalable OFDMA engine for WiMAX
- Display Driver with on-chip frame buffer and a scalable image compression engine
- Meeting Increasing Performance Requirements in Embedded Applications with Scalable Multicore Processors
- Advantages and Challenges of Designing with Multiple Inferencing Chips
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
|
E-mail This Article | 
|
|
Printer-Friendly Page |