English
Integrating an H.264 video encoder with Stretch's processor
By Joe Hanson, Stretch Inc.
November 10, 2006 -- dspdesignline.com
Using the Vanguard Software Services (VSS) H.264 Encoder for Stretch Software Development Kit (SDK) as the basis for adding an H.264 encoder to your application.
The H.264 video compression standard defines the bitstream resulting from compressing video using the tools within the standard. The standard does not describe how the tools are implemented nor does it mandate which tools must be used during the encoding process. An application developer integrating H.264 encoding into an embedded application can benefit from a flexible software development kit which encapsulates the encoding detail but provides the flexibility to customize the implementation of H.264 to meet the needs of their own application.
November 10, 2006 -- dspdesignline.com
Using the Vanguard Software Services (VSS) H.264 Encoder for Stretch Software Development Kit (SDK) as the basis for adding an H.264 encoder to your application.
The H.264 video compression standard defines the bitstream resulting from compressing video using the tools within the standard. The standard does not describe how the tools are implemented nor does it mandate which tools must be used during the encoding process. An application developer integrating H.264 encoding into an embedded application can benefit from a flexible software development kit which encapsulates the encoding detail but provides the flexibility to customize the implementation of H.264 to meet the needs of their own application.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Implementing H.264 video compression algorithms on a software configurable processor
- H.264 encoder design using Application Engine Synthesis
- Tutorial: The H.264 Scalable Video Codec (SVC)
- Multi-chip architectures partition H.264 tasks to achieve high-quality video
- H.264 "zero" latency video encoding and decoding for time-critical applications
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)