English
Using high integration SoC alternatives for your legacy X86 design
By David L. Feldman, ZF Micro Solutions
Nov 20 2006 (0:30 AM), Embedded.com
During the past several years End-of-Life (EOL) notices for most legacy x86 processors have increased dramatically leaving many OEMs producing products for the embedded market with few choices other than significant system redesign. Often these OEMs are offered higher performance processors that are no longer viable in the desktop market.
These processors usually have higher power requirements and typically require a different and specific set of companion or support devices in order to create a fully functional system. In many cases the newer devices no longer support some of the legacy interfaces and peripherals needed by OEMs to maintain compatibility with the products they are attempting to keep in production.
Nov 20 2006 (0:30 AM), Embedded.com
During the past several years End-of-Life (EOL) notices for most legacy x86 processors have increased dramatically leaving many OEMs producing products for the embedded market with few choices other than significant system redesign. Often these OEMs are offered higher performance processors that are no longer viable in the desktop market.
These processors usually have higher power requirements and typically require a different and specific set of companion or support devices in order to create a fully functional system. In many cases the newer devices no longer support some of the legacy interfaces and peripherals needed by OEMs to maintain compatibility with the products they are attempting to keep in production.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow