How to use CPLDs to implement a QWERTY keypad
November 30, 2006 -- pldesignline.com
This tutorial describes how low cost, low power CPLDs can be used to expand a typical handset DTMF keypad into a QWERTY keypad.
As cell phones and other portable handheld devices continue to add features, design trade-offs are constantly evolving. Popular features such as text messaging and web browsing demand more data entry, but that can be cumbersome with traditional dual-tone multiple frequency (DTMF) (0-9, #, *) keypads. Using this type of keypad requires multi-tap data entry, which is inefficient and error-prone.
One option for making text entry easier is to use a QWERTY keypad (Fig 1). This type of keypad employs 40 or more keys versus the normal 12 in a DTMF handset. Although the additional keys make the handset larger and involve more electronic components, text message users may be willing to trade size for a QWERTY keypad; text entry is much easier and you can use two thumbs to enter text messages or data. Recently, some cell phone manufacturers have released handsets with QWERTY keypads that cater to text users.
1. QWERTY keypad (Motorola model A630).
There are many ways to design data entry keypads, but no standard exists. In this article, we'll examine a low power, low cost CPLD with small package options as one possible solution for addressing the design challenge of adding keys to a traditional DTMF-type keypad.
E-mail This Article | Printer-Friendly Page |
|
Xilinx, Inc. Hot IP
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)