English
Process Detector (For DVFS and monitoring process variation)
Extracting value from integrating power-management
Update: Cadence Completes Acquisition of Cosmic Circuits (May 23, 2013)
By Krishnan Ramabadran, Cosmic CircuitsJanuary 2, 2007 -- powermanagementdesignline.com
Find out how to get the most from your SoC design for meeting multiple power needs.
In today's convergence world, the complexity of the system demands a lot from the supply and management of power. The world of a single high-power lossy regulator for supplying power to the whole system is long gone by. A typical portable system has a multiplicity of regulators " both in type and in numbers. As System-on-Chips (SoC) provide more to the system in terms of the level of integration, performance and battery-life to the system, integration of power-management into the SoC becomes a natural "low-hanging fruit" to offer to the system-integrators of today.
First, let us take a quick look at what actually necessitates such complex power-regulator requirements. For this, it would be instructive to explore the insides of a cell-phone or any other portable gadget. The following figure shows the functions that a high-end portable gadget would integrate.
Figure 1: Integrated functions integrated on high-end portable device
We will now see how the power-design for such a complex system can be a significant challenge for the system integrator
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Optimizing power-management IP integration in 3G SoCs
- Get the right mix when integrating Power Management Solutions into SoCs
- Understanding why power management IP is so important
- Calibrate and Configure your Power Management IC with NVM IP
- How NoCs ace power management and functional safety in SoCs
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow