English
Optimize your DSPs for power and performance
By Michel Laurence, Octasic
January 04, 2007 -- dspdesignline.com
The ever-growing demand for rich, multimedia signal processing in mobile devices raises a chronic technology challenge. The challenge is to squeeze higher functionality and performance within increasingly tighter power and space constraints. As a result, power-performance metrics are now a central concern in DSP design. New methods have been devised enabling designers to address the main areas of power consumption— namely leakage power, clock trees, logic transitions, and power grids— to significantly improve performance compared to conventional techniques.
In today's CMOS technology, power is consumed in two basic ways: statically and dynamically. Static power is consumed continuously—even during standby operation—through various leakage mechanisms. Dynamic power is consumed only during activity, such as logic and interface operations.
January 04, 2007 -- dspdesignline.com
The ever-growing demand for rich, multimedia signal processing in mobile devices raises a chronic technology challenge. The challenge is to squeeze higher functionality and performance within increasingly tighter power and space constraints. As a result, power-performance metrics are now a central concern in DSP design. New methods have been devised enabling designers to address the main areas of power consumption— namely leakage power, clock trees, logic transitions, and power grids— to significantly improve performance compared to conventional techniques.
In today's CMOS technology, power is consumed in two basic ways: statically and dynamically. Static power is consumed continuously—even during standby operation—through various leakage mechanisms. Dynamic power is consumed only during activity, such as logic and interface operations.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- DSPs with PCI Express interface extend connectivity while improving performance and power efficiency
- Asynchronous DSPs: Low power, high performance
- Optimize performance and power consumption with DSP hardware, software
- High-Performance DSPs -> AltiVec power: PCI buses fall short
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)