English
Top 10 methods for ASIC power minimization -- Part 1
By Andreas Olofsson, Analog Devices
January 08, 2007 -- powermanagementdesignline.com
This is a two-part article focusing on power minimization in deep submicron ASICs.
Part 1 list five of the ten and is dedicated to technology independent architectural power saving techniques and basic power consumption theory. Part 2 focuses on power saving techniques at the implementation level.
The physical limits of CMOS technology scaling and the ever increasing number of on-chip features is causing low power design to move from being one of many design metrics to being the number one design metric. Some authors have written "doom and gloom papers" proclaiming the end of Moore's law due to the inability to scale down power as we move to 65 nm and below. While there is some truth to this, a counter claim could be made that that the VLSI design community is still lagging in its application of low power design techniques and that the fundamental show stopper is still a ways out. Considering that many of the low power techniques that are starting to be employed today were invented 10 to 20 years ago, there is still plenty of space at the bottom. The goal of this article is to summarize the most effective low power techniques available today and to highlight some of the challenges that lie ahead.
January 08, 2007 -- powermanagementdesignline.com
This is a two-part article focusing on power minimization in deep submicron ASICs.
Part 1 list five of the ten and is dedicated to technology independent architectural power saving techniques and basic power consumption theory. Part 2 focuses on power saving techniques at the implementation level.
The physical limits of CMOS technology scaling and the ever increasing number of on-chip features is causing low power design to move from being one of many design metrics to being the number one design metric. Some authors have written "doom and gloom papers" proclaiming the end of Moore's law due to the inability to scale down power as we move to 65 nm and below. While there is some truth to this, a counter claim could be made that that the VLSI design community is still lagging in its application of low power design techniques and that the fundamental show stopper is still a ways out. Considering that many of the low power techniques that are starting to be employed today were invented 10 to 20 years ago, there is still plenty of space at the bottom. The goal of this article is to summarize the most effective low power techniques available today and to highlight some of the challenges that lie ahead.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Top 10 methods for ASIC power minimization -- Part 2
- Top 10 Tips for Success with Formal Analysis - Part 1
- Shift Power Reduction Methods and Effectiveness for Testability in ASIC
- Optimizing embedded software for power efficiency: Part 1 - measuring power
- Top 10 Tips for Success with Formal Analysis - Part 3
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- I2C Interface Timing Specifications and Constraints