English
Top 10 methods for ASIC power minimization -- Part 2
By Andreas Olofsson, Analog Devices
January 10, 2007 -- powermanagementdesignline.com
This last part describes five effective implementation-level low-power techniques for ASIC power minimization.
This is the second part of a two part article focusing on power minimization in deep submicron ASICs. Part 1 illustrates five architectural methods of low power design. The focus of this part is on five effective implementation level low power techniques.
January 10, 2007 -- powermanagementdesignline.com
This last part describes five effective implementation-level low-power techniques for ASIC power minimization.
This is the second part of a two part article focusing on power minimization in deep submicron ASICs. Part 1 illustrates five architectural methods of low power design. The focus of this part is on five effective implementation level low power techniques.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Top 10 methods for ASIC power minimization -- Part 1
- Top 10 Tips for Success with Formal Analysis - Part 2
- Shift Power Reduction Methods and Effectiveness for Testability in ASIC
- Optimizing embedded software for power efficiency: Part 2 - Minimizing hardware power
- Top 10 Tips for Success with Formal Analysis - Part 3
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)