English
Top 10 methods for ASIC power minimization -- Part 2
By Andreas Olofsson, Analog Devices
January 10, 2007 -- powermanagementdesignline.com
This last part describes five effective implementation-level low-power techniques for ASIC power minimization.
This is the second part of a two part article focusing on power minimization in deep submicron ASICs. Part 1 illustrates five architectural methods of low power design. The focus of this part is on five effective implementation level low power techniques.
January 10, 2007 -- powermanagementdesignline.com
This last part describes five effective implementation-level low-power techniques for ASIC power minimization.
This is the second part of a two part article focusing on power minimization in deep submicron ASICs. Part 1 illustrates five architectural methods of low power design. The focus of this part is on five effective implementation level low power techniques.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Top 10 methods for ASIC power minimization -- Part 1
- Top 10 Tips for Success with Formal Analysis - Part 2
- Shift Power Reduction Methods and Effectiveness for Testability in ASIC
- Optimizing embedded software for power efficiency: Part 2 - Minimizing hardware power
- Top 10 Tips for Success with Formal Analysis - Part 3
New Articles
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration