English
Using PCIe in a variety of multiprocessor system configurations
By Jack Regula, PLX Technology
Jan 22 2007 (0:15 AM), Embedded.com
PCI Express (PCIe), like the legacy PCI bus it evolved from, was architected to serve as a simple DMA I/O subsystem for a single host processor.
And like PCI, it's already being used in a much wider variety of applications and usage models, many of which require support for multiple processors. Not long ago, only the non-transparent bridge was available to address this need, but there are now a number of alternatives available.
Address-translation capabilities now available in some root complexes make the crosslink at least marginally useful for host-to-host communications. Additionally, there are now embedded processors with native PCIe interfaces that, in effect, include a non-transparent bridge.
Furthermore, on the horizon is PCI-SIG standard for multi-root shared I/O and multi-root I/O virtualization called MR IOV, which is easily extended to support host-to-host communications.
Jan 22 2007 (0:15 AM), Embedded.com
PCI Express (PCIe), like the legacy PCI bus it evolved from, was architected to serve as a simple DMA I/O subsystem for a single host processor.
And like PCI, it's already being used in a much wider variety of applications and usage models, many of which require support for multiple processors. Not long ago, only the non-transparent bridge was available to address this need, but there are now a number of alternatives available.
Address-translation capabilities now available in some root complexes make the crosslink at least marginally useful for host-to-host communications. Additionally, there are now embedded processors with native PCIe interfaces that, in effect, include a non-transparent bridge.
Furthermore, on the horizon is PCI-SIG standard for multi-root shared I/O and multi-root I/O virtualization called MR IOV, which is easily extended to support host-to-host communications.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- System configurations for power systems based on PMBus 1.3
- PCIe catches up in embedded system design
- How designers can survive the embedded multiprocessor revolution
- A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect
- Using dual port interconnect to resolve multiprocessor system bottlenecks
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)