English
The challenges of next-gen multicore networks-on-chip systems: Part 2
By Luca Benini and Giovanni De Micheli, Embedded.com
Feb 12 2007 (0:30 AM) -- Embedded.com
There are several hardware types of SoC designs that can be defined according to the required functionality and market. In general, SoCs can be classified in terms of their versatility (i.e., support for programming) and application domains. A simple taxonomy is described next:
General-purpose on-chip multiprocessors are high-performance chips that benefit from spatial locality to achieve high performance. They are designed to support various applications, and thus the processor core usage and traffic patterns may vary widely. They are the evolution of on-board multiprocessors, and they are typified by having a homogeneous set of processing and storage arrays.
For these reasons, on-chip network design can benefit from the experience on many architectures and techniques developed for on-board multiprocessors, with the appropriate adjustments to operate on a silicon substrate.
Feb 12 2007 (0:30 AM) -- Embedded.com
There are several hardware types of SoC designs that can be defined according to the required functionality and market. In general, SoCs can be classified in terms of their versatility (i.e., support for programming) and application domains. A simple taxonomy is described next:
General-purpose on-chip multiprocessors are high-performance chips that benefit from spatial locality to achieve high performance. They are designed to support various applications, and thus the processor core usage and traffic patterns may vary widely. They are the evolution of on-board multiprocessors, and they are typified by having a homogeneous set of processing and storage arrays.
For these reasons, on-chip network design can benefit from the experience on many architectures and techniques developed for on-board multiprocessors, with the appropriate adjustments to operate on a silicon substrate.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- The challenges of next-gen multicore networks-on-chip systems: Part 4
- The challenges of nextgen multicore networks-on-chip systems: Part 1
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- AI Challenges for Next-Gen EDA
- Automotive System & Software Development Challenges - Part 2
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow