Open source soft microprocessors promise a new era in embedded design
March 07, 2007 -- dspdesignline.com
FPGA designers are embedding soft microprocessors in an increasing number of designs. As a result, FPGA vendors and third-party Intellectual Property (IP) vendors have developed a number of soft microprocessors that are licensed in a variety of ways including the most recent model, Open Source.
Because designers typically will invest significant time in the development of software code for their soft microprocessors, it is important that they understand the implications of the associated licensing models.
Difficult Decisions
Once the decision to implement a soft microprocessor is made, designers must determine which licensing model best meets their needs. There are four principle licensing models used by FPGA vendors for soft microprocessors and microcontrollers.
Third-party IP vendors most typically use the paid IP model. Although the approaches taken by the third-party vendors are not discussed in this article, most of them are similar to those of the FPGA vendors.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- A new era for embedded memory
- An Industrial Overview of Open Standards for Embedded Vision and Inferencing
- Platforms Open Door to New Factory Automation Era
- Using static analysis to detect coding errors in open source security-critical server applications
- Developing Silicon IP with Open Source Tools
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)