English
Advanced interconnects drive intelligent vision applications: Part 1
By Jeff Haight, Sonics Inc.
March 12, 2007 -- networksystemsdesignline.com
Platform-centric methodology enables decoupling IP cores for parallel engineering with data flow design, early architecture exploration of data flows to characterize processor performance, and isolation of chip areas for rapid re-engineering of derivatives and updates.
MobilEye Vision Technologies provides automated driver assistance technologies to the automotive industry, particularly image processing technology for driver safety and collision avoidance—including the enhanced lane-departure warning system on the new BMW 5 Series just announced.
March 12, 2007 -- networksystemsdesignline.com
Platform-centric methodology enables decoupling IP cores for parallel engineering with data flow design, early architecture exploration of data flows to characterize processor performance, and isolation of chip areas for rapid re-engineering of derivatives and updates.
MobilEye Vision Technologies provides automated driver assistance technologies to the automotive industry, particularly image processing technology for driver safety and collision avoidance—including the enhanced lane-departure warning system on the new BMW 5 Series just announced.
MobilEye engineers recognized that their next generation ASIC would require a dramatic increase in features and throughput—and consequently—a totally new architecture to support the required processing power for a universal platform for automotive vision and safety applications. They needed a solution that would enable a dramatic increase in capabilities in order to provide the planned automotive safety and convenience features, as shown below.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- Paving the way for the next generation audio codec for the True Wireless Stereo (TWS) applications - PART 1 : TWS challenges explained
- Where Innovation Is Happening in Geolocation. Part 1: Signal Processing
- Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)