32G Multi Rate Long Reach SerDes PHY - GlobalFoundries 12LP and 12LPP
Triple play - How FPGAs can tackle the challenges of network security
March 14, 2007 -- pldesignline.com
While triple play may be one of the hottest buzz words and growth drivers within the semiconductor industry, it is insightful to understand the evolution of the various technologies that was required to realize triple play, the forces that are behind its explosive growth, the technology challenges that are going to be faced along the way as triple play services evolve, and the critical role that FPGAs will play in the deployment and build out of triple play services.
Because triple play services touch upon such an expansive set of hardware that ranges from the infrastructure and on through to the customer premise equipment, an exhaustive discussion of all the technology challenges would produce volumes of text and certainly couldn't be covered in a single article. In this article, therefore, we will focus on the challenges of network security and how FPGA-based solutions will be critical in addressing this challenge.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Xilinx, Inc. Hot IP
Related Articles
- How PUF-based RoT Can Solve IoT Security Issues
- How to improve design-level security with low-cost non-volatile FPGAs
- How to tackle serial backplane challenges with high-performance FPGA designs
- CANsec: Security for the Third Generation of the CAN Bus
- How control electronics can help scale quantum computers
New Articles
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)