English
2.5D Multi-Core Raster & Vector Graphics Processor for low-power SoCs with Microcontroller
How to design a scalable OFDMA engine for WiMAX
By Lawrence Rigby, Altera Corporation
March 13, 2007 -- dspdesignline.com
WiMAX is fast gaining traction in the competitive world of broadband wireless access technology with many analysts acknowledging that it has significant market potential.
Scalable orthogonal frequency-division multiple access (OFDMA) is a key technology behind mobile WiMAX—as it is with other wireless technologies. OFDMA is also expected to play a key role 3GPP and 3GPP2 long term evolution standards.
To achieve competitive systems, however, designers and OEMs must choose a silicon platform that offers flexibility, scalability and a risk-free cost-reduction path. This is particularly true of an OFDMA engine because of its high performance requirements.
The scalable OFDMA engine should possess the following features:
March 13, 2007 -- dspdesignline.com
WiMAX is fast gaining traction in the competitive world of broadband wireless access technology with many analysts acknowledging that it has significant market potential.
Scalable orthogonal frequency-division multiple access (OFDMA) is a key technology behind mobile WiMAX—as it is with other wireless technologies. OFDMA is also expected to play a key role 3GPP and 3GPP2 long term evolution standards.
To achieve competitive systems, however, designers and OEMs must choose a silicon platform that offers flexibility, scalability and a risk-free cost-reduction path. This is particularly true of an OFDMA engine because of its high performance requirements.
The scalable OFDMA engine should possess the following features:
- Support for 128, 512, 1K, and 2K FFT sizes to address variable bandwidths from 1.25 to 20 MHz
- Support for both downlink partial usage of subchannels (PUSC) and full usage of subchannels (FUSC) and uplink PUSC mandatory schemes
- Support for both fixed and variable pilots and runtime configurable cyclic prefix insertion
- Highly parameterizable design
- Optimized for efficient use of FPGA device resources
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- Implementing an FPGA-based scalable OFDMA engine for WiMAX
- Tap into the advantages of a scalable OFDMA engine for WiMAX
- Display Driver with on-chip frame buffer and a scalable image compression engine
- How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Synthesis Methodology & Netlist Qualification
- Streamlining SoC Design with IDS-Integrate™