English
How programmable logic is finding its way into handsets
By Denny Steele, Altera
March 21, 2007 -- CommsDesign
Programmable logic has long been considered too costly for use in high volume, cost-sensitive consumer electronics products such as handsets. Yet, this is exactly what is happening, particularly among the fast-moving Asian companies in some of the toughest markets on the planet. Why? This article explores the environment that has created a need for Programmable Logic Devices (PLDs) in handsets, the handset designer's paradox and the problem it creates, how PLDs are solving that problem, and the general ways – as well as a specific example – of how PLDs are being used.
March 21, 2007 -- CommsDesign
Programmable logic has long been considered too costly for use in high volume, cost-sensitive consumer electronics products such as handsets. Yet, this is exactly what is happening, particularly among the fast-moving Asian companies in some of the toughest markets on the planet. Why? This article explores the environment that has created a need for Programmable Logic Devices (PLDs) in handsets, the handset designer's paradox and the problem it creates, how PLDs are solving that problem, and the general ways – as well as a specific example – of how PLDs are being used.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- The growing use of programmable logic in mobile handsets
- How to give crime-fighters a flexible, high-performance edge with programmable logic
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Programmable Logic Holds the Key to Addressing Device Obsolescence
- How to Reduce FPGA Logic Cell Usage by >x5 for Floating-Point FFTs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)