English
Programmable Logic: FPGAs get flexible for PCI Express
By Ismini Scouras
April 16, 2007 -- pldesignline.com
As the electronics industry shifts from the widely used PCI standard to PCI Express, FPGA vendors are poised to capitalize on the rapid expansion. They are offering products that address a range of system costs needs in various sectors, including PC, networking, industrial automation, medical and graphics/image processing.
A PCI Express fabric consists of point-to-point links that interconnect a set of components. Parts include a root complex, multiple endpoints or I/O devices, a switch and a PCI Express-PCI bridge. FPGA vendors are developing products for the full range of PCI Express applications, from endpoints to root complexes (see the table on this page).
While the major vendors--Actel, Altera, Lattice Semiconductor and Xilinx--are tackling PCI Express applications with products that comply with the specifications of the PCI-SIG industry organization, their products vary mainly at the physical layer.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Using an interface wrapper module to simplify implementing PCIe on FPGAs
- How to give crime-fighters a flexible, high-performance edge with programmable logic
- Implementing PCI Express Designs using FPGAs
- How to lower the cost of PCI Express adoption by using FPGAs
- FPGAs: Embedded Apps : Telecom puts new spin on programmable logic
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow