Analysis: CEVA's ''Lite'' Mobile Multimedia Platform



(Click to enlarge)
Figure 1. Block diagram of the MM2200 hardware platform.
The MM2200, like CEVA's earlier MM2000 platform, is based on the CEVA-X1620 DSP core (see BDTI's analysis excerpts and benchmark scores), and features a DMA engine and peripherals. Like the MM2000, the MM2200 also includes a range of optimized software for video, audio, imaging, and voice encoding and decoding; audio/video synchronization, file parsing, and protocol encoding/decoding; video conferencing, and media player and recorder functionality. However, unlike the MM2000, which targets mid- to high-end multimedia applications, the MM2200 is specialized for low-end multimedia—it has less memory, fewer peripherals, and lower performance. With both platforms, CEVA offers single-core, programmable, application-optimized engines.
For more BDTI analysis of CEVA's offering, see the full article at InsideDSP.Related Articles
- Analysis: CEVA's 32-bit, Dual-MAC TeakLite-III DSP
- Using audio codecs IP as the digital audio hub in mobile multimedia systems
- A Performance Architecture Exploration and Analysis Platform for Memory Sub-systems
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- Securing Highly Sensitive Assets with AuthenTec's SafeZone Secure Platform
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |