English
Selecting memory controllers for DSP systems
By Deepak Shankar, Mirabilis Design
May 14, 2007 -- dspdesignline.com
DSP systems often include multiple embedded processors and hardware accelerators. The performance of these systems is typically limited by factors such as I/O bandwidth, memory distribution, and memory speed. This is particularly true when the system components share a memory interface. For such systems, it is critical to choose the right memory controller.
Different memory controllers offer latency distributions that make them suitable for specific applications. For example, a slot-based controller with fixed priorities can offer deterministic latencies, while buses such as PCI-Express and CoreConnect offer lower latency at peak loading but higher average latency.
It is extremely difficult to predict the performance of the memory system and the effect of contention without a solid model of the system. It is therefore important to invest in modeling before beginning development. This modeling should include allocating of threads/tasks to resources, identifying any custom hardware needs, and determining the size and speed of the I/O. The modeling can performed using a number of methods, including "back of the napkin" calculations, spreadsheet analysis, or by building a physical prototype.
In this article, we examine a unique "virtual prototyping" approach to modeling. We use this approach to model a MPEG II application in a Xilinx FPGA. We evaluate two memory access schemes for this application: the MPMC Memory Controller from Xilinx, and the CoreConnect Bus specification for FPGAs.
May 14, 2007 -- dspdesignline.com
DSP systems often include multiple embedded processors and hardware accelerators. The performance of these systems is typically limited by factors such as I/O bandwidth, memory distribution, and memory speed. This is particularly true when the system components share a memory interface. For such systems, it is critical to choose the right memory controller.
Different memory controllers offer latency distributions that make them suitable for specific applications. For example, a slot-based controller with fixed priorities can offer deterministic latencies, while buses such as PCI-Express and CoreConnect offer lower latency at peak loading but higher average latency.
It is extremely difficult to predict the performance of the memory system and the effect of contention without a solid model of the system. It is therefore important to invest in modeling before beginning development. This modeling should include allocating of threads/tasks to resources, identifying any custom hardware needs, and determining the size and speed of the I/O. The modeling can performed using a number of methods, including "back of the napkin" calculations, spreadsheet analysis, or by building a physical prototype.
In this article, we examine a unique "virtual prototyping" approach to modeling. We use this approach to model a MPEG II application in a Xilinx FPGA. We evaluate two memory access schemes for this application: the MPMC Memory Controller from Xilinx, and the CoreConnect Bus specification for FPGAs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Performance optimization using smart memory controllers, Part 1
- Optimizing High Performance CPUs, GPUs and DSPs? Use logic and memory IP - Part II
- Selecting the right Nonvolatile Memory IP: Applications and Alternatives
- Using scheduled cache modeling to reduce memory latencies in multicore DSP designs
- A Platform for Performance Validation of Memory Controllers
New Articles
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It