How to design an Interlaken to SPI-4.2 bridge
By Farhad Shafai (Sarance Technologies) and Sri Purisai (Altera)
May 30 2007 (16:34 PM), Courtesy of Programmable Logic DesignLine
The future of networking is about higher bandwidth and lower power. More and more applications, such as video, continue to drive the bandwidth demands placed on networking equipment. At the same time, networking equipment must deliver these higher bandwidths without a dramatic increase in power consumption. Every aspect of a system is affected by these requirements and – specifically for chip-to-chip interconnect technology – traditional solutions fail to meet these demands.
Interlaken is a relatively new chip-to-chip interconnect technology develop by Cisco Systems and Cortina Systems to help pave the way for the future of networking. Interlaken is based on low-power high-speed serial links and it is designed to be easily scalable to any bandwidth. It can meet the demand of today's 20 Gbps and tomorrow's 100 Gbps system by providing the following features:
- Low pin-count, low-power serial connectivity
- Channelized protocol
- Robust error checking and management
- Low protocol overhead
E-mail This Article | Printer-Friendly Page |
Related Articles
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- CANsec: Security for the Third Generation of the CAN Bus
- Memory Testing - An Insight into Algorithms and Self Repair Mechanism
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It