English
Software-Intensive ASICs/ASSPs Demand Integrated Prototyping Solutions
By Andrew Haines, Synplicity
Jun 22 2007 (8:59 AM), Courtesy of EDA DesignLine
FPGAs continue to march to the tune of Moore's Law with new devices appearing at approximately 2-year intervals. Today, 65 nm FPGAs are available with capacities equivalent to 2M ASIC gates. At these high capacities, and correspondingly high IO counts, 65 nm FPGAs are effective ASIC prototyping vehicles. Based on interaction with customers and our own surveys of ASIC designers, we estimate that over 90 percent of SoCs and ASICs are being prototyped with FPGAs, and the demand for off-the-shelf ASIC prototyping solutions is growing at double-digit rates. So, what's driving the enthusiasm for ASIC prototyping?
The ever-increasing costs of leading-edge ASICs and SoCs are driving semiconductor vendors to seek higher returns on their investment by finding ways for each device to serve broader markets. The increased use of software within these devices provides an effective mechanism to do so. Indeed, increased software content equates to more features, and software variations offer market-specific product differentiation. As a result of this trend to increase software content, it's not uncommon to find a million lines of software code in an ASIC or SoC. Furthermore, the growing use of multi-cores, as forecast by market research firm Gary Smith EDA, will compound the already tremendous growth in software content. This rapid growth of on-chip software is generating new SoC design verification challenges and FPGA-based ASIC prototyping is providing the solutions.
Jun 22 2007 (8:59 AM), Courtesy of EDA DesignLine
FPGAs continue to march to the tune of Moore's Law with new devices appearing at approximately 2-year intervals. Today, 65 nm FPGAs are available with capacities equivalent to 2M ASIC gates. At these high capacities, and correspondingly high IO counts, 65 nm FPGAs are effective ASIC prototyping vehicles. Based on interaction with customers and our own surveys of ASIC designers, we estimate that over 90 percent of SoCs and ASICs are being prototyped with FPGAs, and the demand for off-the-shelf ASIC prototyping solutions is growing at double-digit rates. So, what's driving the enthusiasm for ASIC prototyping?
The ever-increasing costs of leading-edge ASICs and SoCs are driving semiconductor vendors to seek higher returns on their investment by finding ways for each device to serve broader markets. The increased use of software within these devices provides an effective mechanism to do so. Indeed, increased software content equates to more features, and software variations offer market-specific product differentiation. As a result of this trend to increase software content, it's not uncommon to find a million lines of software code in an ASIC or SoC. Furthermore, the growing use of multi-cores, as forecast by market research firm Gary Smith EDA, will compound the already tremendous growth in software content. This rapid growth of on-chip software is generating new SoC design verification challenges and FPGA-based ASIC prototyping is providing the solutions.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- AI-driven SRAM demand needs integrated repair and security
- Dealing with automotive software complexity with virtual prototyping - Part 3: Embedded software testing
- Dealing with automotive software complexity with virtual prototyping - Part 2: An AUTOSAR use case
- Dealing with automotive software complexity with virtual prototyping - Part 1: Virtual HIL development basics
- Improving Software Development and Verification Productivity Using Intellectual Property (IP) Based System Prototyping
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)