English
Achieving scalability with switch fabrics in CompactPCI
By Tom Cox, RapidIO Trade Association
Jul 15 2007 (16:46 PM), Embedded.com
The requirements of applications for which embedded systems are being designed vary in complexity, cost and performance widely. Presenting extreme challenges for designers of systems that must support not only a wide range of applications, but a continuously changing set of performance requirements.
Whether it's ever increasing bandwidth needs or changing communications standards, protocol based interconnects and switch fabrics offer unique benefits to addressing these issues.
CompactPCI has a rich history in embedded design; a logical step to extending its capabilities is adding a switch fabric architecture to your current product line.
Using the same interconnect across your entire design can leverage your knowledge of the protocol and its interfaces. In fact there are numerous benefits to choosing a single system-wide interconnect included: controlling development costs, design simplification, quick debug and system verification.
Jul 15 2007 (16:46 PM), Embedded.com
The requirements of applications for which embedded systems are being designed vary in complexity, cost and performance widely. Presenting extreme challenges for designers of systems that must support not only a wide range of applications, but a continuously changing set of performance requirements.
Whether it's ever increasing bandwidth needs or changing communications standards, protocol based interconnects and switch fabrics offer unique benefits to addressing these issues.
CompactPCI has a rich history in embedded design; a logical step to extending its capabilities is adding a switch fabric architecture to your current product line.
Using the same interconnect across your entire design can leverage your knowledge of the protocol and its interfaces. In fact there are numerous benefits to choosing a single system-wide interconnect included: controlling development costs, design simplification, quick debug and system verification.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- FPGAs: Embedded Apps : Building mesh-based distributed switch fabrics with programmable logic
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- Achieving Unprecedented Power Savings with Analog ML
- Scalability - A Looming Problem in Safety Analysis
- The Network Switch: Unsung Hero of the Hyper-Scale Data Center
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
Most Popular
- System Verilog Assertions Simplified
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing Analog Layouts: Techniques for Effective Layout Matching
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)