3D graphics hardware IP uses OCP bus interface
July 13, 2007 -- dspdesignline.com
Graphics in embedded systems such as user interfaces and games continue to evolve and improve, with enhancements such as moving from 2D based to 3D based interactive graphics. PlayStation Portable (PSP), for example, has adopted the PlayStation 2 class 3D graphics quality into the handheld device. On the other hand, in PC graphics, the programmable shader scheme, where developers can configure functionality in the vertex and fragment level, has been the major approach on DirectX and OpenGL API infrastructure, and this kind of hardware creates extremely rich content and experiences on consoles such as the Xbox360 and PlayStation 3. The graphics in embedded systems, however, create many issues and challenges that developers must address, such as low power consumption for keeping long battery life, minimized system components due to space constraints, and limited gate count for low cost.
The Khronos Group is defining the various media APIs for the embedded space, and has released a graphics API, OpenGL ES. At present, this OpenGL ES is releasing two versions 1.x and 2.x, for fixed graphics pipeline and programmable graphics pipeline, respectively, and this approach is the same as in PC graphics.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Send your 3D graphics content over OCP
- Basics of hardware/firmware interface codesign
- Embedded 3D graphics is here, but 2D is still important: Here's why
- HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures
- Design of a C library for the implementation of 3D graphics applications on a SoC
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)