English
Practical design considerations -- Ethernet vs. RapidIO standards
By Tom Cox, RapidIO Trade Association
August 15, 2007 -- pldesignline.com
Engineers often discover ways to leverage technology in applications for which it was never intended. Sometimes the fit is "good enough" and the resulting economies of scale are sufficient to make the extended technology implementation successful. But the desire to use a familiar technology runs the risk of stretching the technology beyond its capabilities, complicating designs and creating unforeseen problems.
For example, Ethernet is frequently considered a prime candidate for the convergence protocol in system-level fabrics, yet comparing the familiar Ethernet to the RapidIO specification for board- and chassis-level applications can be surprising.
Ethernet was designed for large networks with many endpoints, each with a powerful processor available for protocol stack processing. RapidIO technology was designed specifically for embedded in-the-box and chassis control plane applications, and emphasizes reliability with minimal latency, limited software dependence, protocol extensibility, and simplified switching that provides effective data rates from 667 Mbps to 30 Gbps. Additionally, RapidIO technology features hardware-based protocol processing, support for read/write operations, messaging, data streaming, HWQoS, data plane extensions, and protocol encapsulation.
August 15, 2007 -- pldesignline.com
Engineers often discover ways to leverage technology in applications for which it was never intended. Sometimes the fit is "good enough" and the resulting economies of scale are sufficient to make the extended technology implementation successful. But the desire to use a familiar technology runs the risk of stretching the technology beyond its capabilities, complicating designs and creating unforeseen problems.
For example, Ethernet is frequently considered a prime candidate for the convergence protocol in system-level fabrics, yet comparing the familiar Ethernet to the RapidIO specification for board- and chassis-level applications can be surprising.
Ethernet was designed for large networks with many endpoints, each with a powerful processor available for protocol stack processing. RapidIO technology was designed specifically for embedded in-the-box and chassis control plane applications, and emphasizes reliability with minimal latency, limited software dependence, protocol extensibility, and simplified switching that provides effective data rates from 667 Mbps to 30 Gbps. Additionally, RapidIO technology features hardware-based protocol processing, support for read/write operations, messaging, data streaming, HWQoS, data plane extensions, and protocol encapsulation.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- PCIe 5.0 vs. Emerging Protocol Standards - Will PCIe 5.0 Become Ubiquitous in Tomorrow's SoCs?
- A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet
- PCI Express vs. Ethernet: A showdown or coexistence?
- Open-source Framework and Practical Considerations for Translating RTL VHDL to SystemC
- Backplane tutorial: RapidIO, PCIe and Ethernet
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)